I just received an email from Shepard "Shep" Siegel, who is the founder and CTO of
Atomic Rules. Shep started off by saying "EE Times probably won’t run this on the cover, but we are just thrilled about it!"
Just to set the scene, Atomic Rules specializes in creating source code for SoC/FPGA designs. This source code is written in Bluespec SystemVerilog (BSV), a vehicle for code correctness, portability and reuse. BSV features something called "Atomic Transactions," so I'm guessing that this is where the name "Atomic Rules" came from.
The official news release is as follows:
Atomic Rules LLC announced today that it has hired Christina Smith as an Assistant Engineer for the duration of the fall 2012 semester to work at their Auburn, NH facility.
Ms. Smith is a graduate student at the University of Arkansas who, with her adviser Dr. David Andrews, has worked extensively with concurrent systems. She is active in the FPGA community and has a minor in mathematics.
Ms. Smith will report directly to Shep Siegel, CTO and will be responsible for automating the build system and development of Bluespec SystemVerilog (BSV) codes for low-latency, high-throughput Ethernet communications.
“We are looking forward to working with Christina to find new client values between our proven methods and her fresh ideas.” said David Wright, VP Strategy of Atomic Rules.
Atomic Rules LLC is a New Hampshire based consultancy that enables rapid platform and application development through the use of open-sourced IP. For additional information on Atomic Rules visit www.atomicrules.com
On the one hand, this news from Atomic Rules does not reflect an industry-shaking event. On the other hand, I think this is jolly nice. I really like the fact that Shep is taking the time to give a bit of visibility to a young grad student. Looking at the pictures on their Website, the folks from Atomic Rules appear to be a fun bunch to work with, and I wish them and Ms. Smith all the best for the future.
If you found this article to be of interest, visit
Programmable Logic Designline where – in addition to my
Max's Cool Beans blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just
Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).
