The company's Speedcore eFPGA IP is optimised for high-end and high-performance applications and is available on TSMC 16nm FinFET Plus (16FF+) and N7 process technologies. It will be soon available on TSMC 12nm FinFET Compact Technology (12FFC).
Achronix previously announced its Gen4 FPGA architecture for Speedcore IP, which is also now available. Compared to the previous Speedcore architecture, the Speedcore Gen4 architecture increases performance by 60%, reduces power by 50% and die area by 65%, while retaining the original abilities of Speedcore eFPGA IP. It has been designed to bring programmable hardware acceleration capabilities to a broader range of high-performance computing, networking and storage applications.
"Achronix Speedcore eFPGA IP delivers the optimal balance of highest-performance hardware acceleration functionality while retaining the flexibility to adapt for new workloads. This is a critical design requirement for SoCs development in compute, networking and storage offload," said Steve Mensor, vice president, marketing at Achronix. "Achronix is the only company that offers both high-performance standalone FPGA-based data accelerators and eFPGA IP technology. Companies interested in using Achronix Speedcore eFPGA for their ASIC/SoC can be confident that they are getting the same high-quality FPGA technology that Achronix uses in its own products."
Speedcore eFPGA IP is a fully scalable architecture supporting sizes from 5K 6-input look-up-tables (6LUTs) to 1M 6LUTs along with other programmable blocks including memories, DSP blocks for filtering and MLP blocks optimised for AI/ML. Speedcore IP is supported by Achronix's high-quality ACE design tools.
"CPU Core, GPU Core, and now eFPGA are critical IP for silicon innovations focusing on the rapidly changing applications in the areas including artificial intelligence, 5G wireless infrastructure, automotive and edge computing," said Suk Lee, TSMC senior director, design infrastructure management division. "We're glad to see Achronix joining our IP Alliance Program with its optimised Speedcore eFPGA IP solution, enabling our customers to achieve a smooth design experience, ease of design reuse and fast integration into the overall design system."
